Feb 2, 2026

SafetyGap: Coordination Infrastructure, Auditing and Tools for Multilingual AI Safety

Alyssia J, Martin CL

The EU AI Act requires evaluation of general-purpose AI models, yet compliant evaluation for bias detection is currently impossible in 19 of 24 official EU languages. The International Network of AI Safety Institutes needs shared visibility into what evaluation infrastructure exists to coordinate effectively. We audited multilingual coverage for 15 major safety benchmarks, verifying claims against primary sources (papers, GitHub repositories, HuggingFace) and cataloging language availability across 7 risk categories. We found a stark divide: truthfulness and toxicity benchmarks extend to 17--21 languages, but bias detection, adversarial robustness, and over-refusal benchmarks remain almost entirely English-only. Models serving over 6 billion non-English speakers have never been tested for these risks in local languages. We release SafetyGap, a public database and dashboard covering all languages in our audit. The open-source infrastructure is available to all members of the International Network—the US, UK, Japan, Singapore, Canada, France, Kenya, South Korea, and the EU among them—to check coverage before commissioning translations and coordinate on filling gaps. It is built to be easily extendable.

Reviewer's Comments

Reviewer's Comments

Arrow
Arrow
Arrow

Awesome project! Could be directly useful immediately. As it is now, impact caps out at a time-saving tool for AISIs. Could be interesting to take the theory of change a step further and think about what risks you're trying to mitigate. I think "AI systems that are actually safe for everyone, not just English speakers" is not quite the right framing here. I think the stakes are even higher: If AI safeguards are not robust in every language, then they are not robust, creating dangers for everyone, (including English speakers!).

So beyond helping international AISI's and users keep up, this work has implications for frontier safety efforts. Thinking of it this way might prompt a slightly different theory of change, which may in turn change the project slightly. For example, it may not be a good idea to make this information public, since it could empower users who don't speak that language to now bypass model safeguards.

Execution is fine, but the selected problem is relatively unimportant.

Cite this work

@misc {

title={

(HckPrj) SafetyGap: Coordination Infrastructure, Auditing and Tools for Multilingual AI Safety

},

author={

Alyssia J, Martin CL

},

date={

2/2/26

},

organization={Apart Research},

note={Research submission to the research sprint hosted by Apart.},

howpublished={https://apartresearch.com}

}

Recent Projects

View All

Feb 2, 2026

Markov Chain Lock Watermarking: Provably Secure Authentication for LLM Outputs

We present Markov Chain Lock (MCL) watermarking, a cryptographically secure framework for authenticating LLM outputs. MCL constrains token generation to follow a secret Markov chain over SHA-256 vocabulary partitions. Using doubly stochastic transition matrices, we prove four theoretical guarantees: (1) exponentially decaying false positive rates via Hoeffding bounds, (2) graceful degradation under adversarial modification with closed-form expected scores, (3) information-theoretic security without key access, and (4) bounded quality loss via KL divergence. Experiments on 173 Wikipedia prompts using Llama-3.2-3B demonstrate that the optimal 7-state soft cycle configuration achieves 100\% detection, 0\% FPR, and perplexity 4.20. Robustness testing confirms detection above 96\% even with 30\% word replacement. The framework enables $O(n)$ model-free detection, addressing EU AI Act Article 50 requirements. Code available at \url{https://github.com/ChenghengLi/MCLW}

Read More

Feb 2, 2026

Prototyping an Embedded Off-Switch for AI Compute

This project prototypes an embedded off-switch for AI accelerators. The security block requires periodic cryptographic authorization to operate: the chip generates a nonce, an external authority signs it, and the chip verifies the signature before granting time-limited permission. Without valid authorization, outputs are gated to zero. The design was implemented in HardCaml and validated in simulation.

Read More

Feb 2, 2026

Fingerprinting All AI Cluster I/O Without Mutually Trusted Processors

We design and simulate a "border patrol" device for generating cryptographic evidence of data traffic entering and leaving an AI cluster, while eliminating the specific analog and steganographic side-channels that post-hoc verification can not close. The device eliminates the need for any mutually trusted logic, while still meeting the security needs of the prover and verifier.

Read More

Feb 2, 2026

Markov Chain Lock Watermarking: Provably Secure Authentication for LLM Outputs

We present Markov Chain Lock (MCL) watermarking, a cryptographically secure framework for authenticating LLM outputs. MCL constrains token generation to follow a secret Markov chain over SHA-256 vocabulary partitions. Using doubly stochastic transition matrices, we prove four theoretical guarantees: (1) exponentially decaying false positive rates via Hoeffding bounds, (2) graceful degradation under adversarial modification with closed-form expected scores, (3) information-theoretic security without key access, and (4) bounded quality loss via KL divergence. Experiments on 173 Wikipedia prompts using Llama-3.2-3B demonstrate that the optimal 7-state soft cycle configuration achieves 100\% detection, 0\% FPR, and perplexity 4.20. Robustness testing confirms detection above 96\% even with 30\% word replacement. The framework enables $O(n)$ model-free detection, addressing EU AI Act Article 50 requirements. Code available at \url{https://github.com/ChenghengLi/MCLW}

Read More

Feb 2, 2026

Prototyping an Embedded Off-Switch for AI Compute

This project prototypes an embedded off-switch for AI accelerators. The security block requires periodic cryptographic authorization to operate: the chip generates a nonce, an external authority signs it, and the chip verifies the signature before granting time-limited permission. Without valid authorization, outputs are gated to zero. The design was implemented in HardCaml and validated in simulation.

Read More

This work was done during one weekend by research workshop participants and does not represent the work of Apart Research.
This work was done during one weekend by research workshop participants and does not represent the work of Apart Research.